1017
|
1 // $HeadURL$
|
|
2 // $Date$
|
|
3 // $Author$
|
|
4
|
|
5 module dstress.run.a.asm_pmulhw_01_A;
|
|
6
|
|
7 version(D_InlineAsm_X86){
|
|
8 version = runTest;
|
|
9 }else version(D_InlineAsm_X86_64){
|
|
10 version = runTest;
|
|
11 }
|
|
12
|
|
13 version(runTest){
|
|
14 import addon.cpuinfo;
|
|
15
|
|
16 int main(){
|
|
17 haveSSE2!()();
|
|
18
|
1290
|
19 short[] A = [cast(short)-1, 2, 0x7FFF, 7, 0x7FF0, 0x7EDC, 3, -16];
|
|
20 short* a = A.ptr;
|
1017
|
21
|
1290
|
22 short[] B = [cast(short)2, 0, 7, 0x7FFF, 0x00FF, 0x7EDC, 5, 0x6BCD];
|
|
23 short* b = B.ptr;
|
|
24
|
|
25 ushort* c = (new ushort[8]).ptr;
|
1017
|
26
|
1182
|
27 static if(size_t.sizeof == 4){
|
|
28 asm{
|
|
29 mov EAX, a;
|
|
30 movdqu XMM0, [EAX];
|
|
31 mov EAX, b;
|
|
32 movdqu XMM1, [EAX];
|
|
33 pmulhw XMM0, XMM1;
|
|
34 mov EAX, c;
|
|
35 movdqu [EAX], XMM0;
|
|
36 }
|
|
37 }else static if(size_t.sizeof == 8){
|
|
38 asm{
|
|
39 mov RAX, a;
|
|
40 movdqu XMM0, [RAX];
|
|
41 mov RAX, b;
|
|
42 movdqu XMM1, [RAX];
|
|
43 pmulhw XMM0, XMM1;
|
|
44 mov RAX, c;
|
|
45 movdqu [RAX], XMM0;
|
|
46 }
|
|
47 }else{
|
|
48 static assert(0, "unhandled pointer size");
|
1017
|
49 }
|
|
50
|
|
51 if(c[0] != 0xFFFF){
|
|
52 assert(0);
|
|
53 }
|
|
54 if(c[1] != 0){
|
|
55 assert(0);
|
|
56 }
|
|
57 if(c[2] != 3){
|
|
58 assert(0);
|
|
59 }
|
|
60 if(c[3] != 3){
|
|
61 assert(0);
|
|
62 }
|
|
63 if(c[4] != 0x7F){
|
|
64 assert(0);
|
|
65 }
|
|
66 if(c[5] != 0x3EDD){
|
|
67 assert(0);
|
|
68 }
|
|
69 if(c[6] != 0){
|
|
70 assert(0);
|
|
71 }
|
1042
|
72 if(c[7] != 0xFFF9){
|
1017
|
73 assert(0);
|
|
74 }
|
|
75
|
|
76
|
|
77 return 0;
|
|
78 }
|
|
79 }else{
|
|
80 pragma(msg, "DSTRESS{XFAIL}: no inline ASM support");
|
|
81 static assert(0);
|
|
82 }
|