709
|
1 // $HeadURL: svn://dstress.kuehne.cn/run/a/asm_sub_01_C.d $
|
|
2 // $Date: 2005-08-20 20:24:41 +0200 (Sat, 20 Aug 2005) $
|
|
3 // $Author: thomask $
|
|
4
|
|
5 // @author@ Thomas Kuehne <thomas-dloop@kuehne.cn>
|
|
6
|
|
7 module /*dstress.*/addon.cpuinfo;
|
|
8
|
|
9 version(D_InlineAsm){
|
769
|
10 version(X86){
|
|
11 const bool haveX86InlineAsm = true;
|
|
12 version = haveX86InlineAsm;
|
|
13 }else version(X86_64){
|
|
14 const bool haveX86InlineAsm = true;
|
|
15 version = haveX86InlineAsm;
|
|
16 }else{
|
|
17 pragma(msg, "no Inline ASM support");
|
|
18 const bool haveX86InlineAsm = false;
|
709
|
19 }
|
769
|
20 }else version(D_InlineAsm_X86){
|
|
21 const bool haveX86InlineAsm = true;
|
|
22 version = haveX86InlineAsm;
|
|
23 }else{
|
|
24 pragma(msg, "no Inline ASM support");
|
|
25 const bool haveX86InlineAsm = false;
|
|
26 }
|
|
27
|
|
28 void haveCMOV(){
|
|
29 uint a = 0;
|
|
30
|
|
31 version(haveX86InlineAsm){
|
709
|
32 asm{
|
|
33 mov EAX, 1;
|
|
34 cpuid;
|
|
35 mov a, EDX;
|
|
36 }
|
|
37 }
|
769
|
38
|
|
39 if(!((a >> 15) & 1)){
|
|
40 throw new Exception("no X86 CMOV support present");
|
|
41 }
|
|
42 }
|
709
|
43
|
769
|
44 void haveCX8(){
|
|
45 uint a = 0;
|
|
46
|
|
47 version(haveX86InlineAsm){
|
709
|
48 asm{
|
|
49 mov EAX, 1;
|
|
50 cpuid;
|
|
51 mov a, EDX;
|
|
52 }
|
769
|
53 }
|
|
54
|
|
55 if(!((a >> 8) & 1)){
|
|
56 throw new Exception("no X86 CX8 support present");
|
709
|
57 }
|
769
|
58 }
|
|
59
|
|
60 void haveFPU(){
|
|
61 uint a = 0;
|
709
|
62
|
769
|
63 version(haveX86InlineAsm){
|
709
|
64 asm{
|
|
65 mov EAX, 1;
|
|
66 cpuid;
|
|
67 mov a, EDX;
|
|
68 }
|
769
|
69 }
|
709
|
70
|
769
|
71 if(!(a & 1)){
|
|
72 throw new Exception("no X86 FPU present");
|
709
|
73 }
|
769
|
74 }
|
|
75
|
|
76 void haveMMX(){
|
|
77 uint a = 0;
|
|
78
|
|
79 version(haveX86InlineAsm){
|
|
80 asm{
|
|
81 mov EAX, 1;
|
|
82 cpuid;
|
|
83 mov a, EDX;
|
|
84 }
|
|
85 }
|
|
86
|
|
87 if(!((a >> 23) & 1)){
|
|
88 throw new Exception("no X86 MMX support present");
|
|
89 }
|
|
90 }
|
709
|
91
|
|
92
|
769
|
93 void haveSSE(){
|
|
94 uint a = 0;
|
|
95
|
|
96 version(haveX86InlineAsm){
|
709
|
97 asm{
|
|
98 mov EAX, 1;
|
|
99 cpuid;
|
|
100 mov a, EDX;
|
|
101 }
|
769
|
102 }
|
709
|
103
|
769
|
104 if(!((a >> 25) & 1)){
|
|
105 throw new Exception("no X86 SSE support present");
|
|
106 }
|
|
107 }
|
|
108
|
|
109 void haveSSE2(){
|
|
110 uint a = 0;
|
709
|
111
|
769
|
112 version(haveX86InlineAsm){
|
709
|
113 asm{
|
|
114 mov EAX, 1;
|
|
115 cpuid;
|
|
116 mov a, EDX;
|
|
117 }
|
|
118 }
|
769
|
119
|
|
120 if(!((a >> 26) & 1)){
|
|
121 throw new Exception("no X86 SSE2 support present");
|
|
122 }
|
|
123 }
|
709
|
124
|
769
|
125 void haveSSE3(){
|
|
126 uint a = 0;
|
709
|
127
|
769
|
128 version(haveX86InlineAsm){
|
709
|
129 asm{
|
|
130 mov EAX, 1;
|
|
131 cpuid;
|
|
132 mov a, ECX;
|
|
133 }
|
|
134 }
|
769
|
135
|
|
136 if(!(a & 1)){
|
|
137 throw new Exception("no X86 SSE3 support present");
|
|
138 }
|
|
139 }
|