|
1027
|
1 // $HeadURL$
|
|
|
2 // $Date$
|
|
|
3 // $Author$
|
|
|
4
|
|
|
5 module dstress.run.a.asm_punpckhbw_01_A;
|
|
|
6
|
|
|
7 version(D_InlineAsm_X86){
|
|
|
8 version = runTest;
|
|
|
9 }else version(D_InlineAsm_X86_64){
|
|
|
10 version = runTest;
|
|
|
11 }
|
|
|
12
|
|
|
13 version(runTest){
|
|
|
14 import addon.cpuinfo;
|
|
|
15
|
|
|
16 int main(){
|
|
|
17 haveSSE2!()();
|
|
|
18
|
|
|
19 const byte[16] A = [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15];
|
|
|
20 const byte[16] B = [0, -1, -2, -3, -4, -5, -6, -7, -8, -9, -10, -11, -12, -13, -14, -15];
|
|
|
21
|
|
|
22 byte[16] c;
|
|
|
23
|
|
|
24 asm{
|
|
|
25 movdqu XMM0, A;
|
|
|
26 movdqu XMM1, B;
|
|
|
27 punpckhbw XMM0, XMM1;
|
|
|
28 movdqu c, XMM0;
|
|
|
29 }
|
|
|
30
|
|
|
31 if(c[0] != 0){
|
|
|
32 assert(0);
|
|
|
33 }
|
|
|
34 if(c[1] != 0){
|
|
|
35 assert(0);
|
|
|
36 }
|
|
|
37 if(c[2] != -1){
|
|
|
38 assert(0);
|
|
|
39 }
|
|
|
40 if(c[3] != 1){
|
|
|
41 assert(0);
|
|
|
42 }
|
|
|
43 if(c[4] != -2){
|
|
|
44 assert(0);
|
|
|
45 }
|
|
|
46 if(c[5] != 2){
|
|
|
47 assert(0);
|
|
|
48 }
|
|
|
49 if(c[6] != -3){
|
|
|
50 assert(0);
|
|
|
51 }
|
|
|
52 if(c[7] != 3){
|
|
|
53 assert(0);
|
|
|
54 }
|
|
|
55 if(c[8] != -4){
|
|
|
56 assert(0);
|
|
|
57 }
|
|
|
58 if(c[9] != 4){
|
|
|
59 assert(0);
|
|
|
60 }
|
|
|
61 if(c[10] != -5){
|
|
|
62 assert(0);
|
|
|
63 }
|
|
|
64 if(c[11] != 5){
|
|
|
65 assert(0);
|
|
|
66 }
|
|
|
67 if(c[12] != -6){
|
|
|
68 assert(0);
|
|
|
69 }
|
|
|
70 if(c[13] != 6){
|
|
|
71 assert(0);
|
|
|
72 }
|
|
|
73 if(c[14] != 7){
|
|
|
74 assert(0);
|
|
|
75 }
|
|
|
76 if(c[15] != -7){
|
|
|
77 assert(0);
|
|
|
78 }
|
|
|
79
|
|
|
80 return 0;
|
|
|
81 }
|
|
|
82 }else{
|
|
|
83 pragma(msg, "DSTRESS{XFAIL}: no inline ASM support");
|
|
|
84 static assert(0);
|
|
|
85 }
|
|
|
86
|
