annotate run/a/asm_psubsb_01_A.d @ 1630:d0efa3ae5522 default tip

run/mini/naked_asm5: New x86_64 ABI passes the arguments in reverse order.
author David Nadlinger <code@klickverbot.at>
date Sat, 23 Apr 2011 22:57:32 +0200
parents 7ee2442b6bf4
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
1027
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
1 // $HeadURL$
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
2 // $Date$
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
3 // $Author$
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
4
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
5 module dstress.run.a.asm_psubsb_01_A;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
6
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
7 version(D_InlineAsm_X86){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
8 version = runTest;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
9 }else version(D_InlineAsm_X86_64){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
10 version = runTest;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
11 }
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
12
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
13 version(runTest){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
14 import addon.cpuinfo;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
15
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
16 int main(){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
17 haveSSE2!()();
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
18
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
19 const byte[16] A = [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, byte.min];
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
20 const byte[16] B = [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, byte.max];
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
21
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
22 byte[16] c;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
23
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
24 asm{
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
25 movdqu XMM0, A;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
26 movdqu XMM1, B;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
27 psubsb XMM0, XMM1;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
28 movdqu c, XMM0;
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
29 }
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
30
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
31 foreach(byte x; c[0 .. c.length -1]){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
32 if(x != 1){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
33 assert(0);
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
34 }
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
35 }
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
36
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
37 if(c[c.length - 1] != byte.min){
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
38 assert(0);
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
39 }
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
40 }
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
41 }else{
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
42 pragma(msg, "DSTRESS{XFAIL}: no inline ASM support");
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
43 static assert(0);
7ee2442b6bf4 inline ASM review
thomask
parents:
diff changeset
44 }